applications, the pulse frequency has increased so much in the last years that the resolution obtained with classical
(DPWMs), allow obtaining a range of mean output voltages (or currents) using a digital output that only has two Ad tn0n (4) possible values: high or low. In order to do so, they use a T digital word-to-time conversion. In the most common version, the output is a pulse of fixed frequency in which Nowadays, many applications demand high PWM the on-time (width) is changed (modulated) according to the frequencies. For instance, many switching power supplies control value. In this case (see Fig. 1 ), the duty cycle, d, is are now working at frequencies in the range of 1 to 10 MHz defined as: [1] [2] [3] , while frequencies in the order of hundreds of MHz are starting to be considered [4] . As where N is the counter range and Tclk the clock period.
However, a smaller At0G can be obtained using a delay line As Tclk is also AGt0, using (4) we obtain that Adt 1/N.
(see Fig. 5 ) [5] [6] [7] [8] [9] . In that case, At0G is equal to the delay of a Therefore, the resolution is higher (smaller Ad) with higher single delay element, which is usually implemented with values of N. two inverters. If the DPWM has n bits of resolution, 2n However, T is usually imposed by the application, so in delay elements are necessary, and also a 2n: 1 multiplexer.
order to increase N (and the resolution) we have to use a The first obvious disadvantage ofthese DPWMs is that they faster clock (lower Tl,k). In fact, this is clear if we measure need much more area than a counter-based DPWM, the resolution in terms of on-time steps, as Atn=Tlk. As a especially for a high number of bits. The counter-based conclusion, the faster the clock, the higher the resolution. DPWM needs an n-bits counter (n FFs) and an n-bits As a counter-based DPWNI4 is a very simple hardware comparator, while the delay-based DPWM needs2-delay block (counter and comparator, see Fig. 3 ) it can work at elements and a 2n: 1 multiplexer. However, power high clock frequencies. In fact, it can usually work at a consumption is lower in delay-based DPWMs because there higher frequency than the rest of the modules. We can take is a single delay element switching in each moment, while a advantage of the FPGA resources in order to feed the high frequency clock must be used in counter-based DPWM with a high clock frequency while maintaining a DPWMs. lower clock frequency for the rest of the design. .,, other one due to small physical differences and, even more d(n-1:m) important, due to unbalanced route paths to the multiplexer. If a large number of delay elements are used (1024 for a 10-2m:1 MUX d(m-1:0) bits DPWM), these routing delay differences can be even higher than the delay of a delay element. In that case, non-R monotonic behavior can be found, that is, an increment in Q the duty cycle command can produce a decrease in the counter =0 S pulse width output (see Fig. 6 ). general case, not all the delay elements will use the same Fig. 6 . Non-monotonic behavior in a DPWM. number of inverters, linearity is somehow decreased, but monotonic behavior is still obtained. In ASIC solutions, it is Other important concern about delay-based DPWMs is also possible to control the supply voltage of the delay the output frequency. If an oscillator is used in order to elements to control its delay, but this is not possible in create the pulse that is propagated through the delay line FPGA solutions. (option 1 in Fig. 5 ), the output frequency is constant. In that Finally, a trade-off between area and power case, the total delay of the delay line should be equal to the consumption exists, depending on the number of bits of the oscillator period. However, due to fabrication mismatches counter and delay parts. More bits in the counter leads to and/or operation mismatches (i.e. temperature or supply less area but more power, and also to higher linearity. voltage variations), the total delay can be different from the oscillator period. If it is shorter, not all the range of duty 4 . PROPOSED HYBRID DPWM cycle commands is covered. If it is longer, high duty cycle commands produce totally wrong outputs (small duty Delay-based and hybrid DPWMs shown in the previous cycles). In order to avoid these disadvantages, the delay of section are valid for both ASIC and FPGA each element should be adjustable (see Fig. 7 ) or option 2 implementations. However, using an FPGA makes the of Fig. 5 can be used. In the latter case, the problem is that minimum delay element to be a LUT, whose delay is higher the output frequencyis not constant.
than that of two inverters, so lower resolution can be Taking into account all the delay-based DPWMs achieved in an FPGA than in an ASIC. Furthermore, disadvantages, hybrid counter-delay DPWMs have routing differences can be considerably higher in FPGAs appeared [10] [11] trying to obtain the advantages of both, because distances are longer. mainly high resolution of delay-based DPWMs and higher way, the resolution is 4 times higher than that of only command (see Fig. 9 ).
counter-based DPWMs, while no delay line is necessary.
The working of the proposed DPWk is the following.
Therefore, high resolution is achieved, but also with high ns. However, the resolution could have been somewhat higher. The maximum clock frequency using XST (Xilinx -l Synthesis Tool) [13] and Xilinx ISE v8.1 [14] was 171.2 MHz, which would lead to a resolution of 1.46 ns. Of course, higher resolutions can be achieved using faster devices, such as the -5 version of the same device or Virtex 4 devices [15] . A summary of the resolutions that can be achieved with different devices is shown in Table 1 . resolution is 0.97 ns using a Virtex 2-3000 device, but without controlling the delay in each delay element (see Fig. 11 . DPWM outputwhen d="OOOOOOO1000 section 3).
Apart from the high resolution of the proposed method, 
